



## INTERNATIONAL JOURNAL OF ENGINEERING SCIENCES & RESEARCH TECHNOLOGY

### FPGA IMPLEMENTATION OF A COMPACT AES ALGORITHM WITH S-BOX OPTIMIZATION

Ms.PatilSarika B., Prof. Padma Lohiya

Electronics and Telecommunication Engg,D.Y Patil College Of Engg, Akurdi, Pune ,India

#### Abstract

This paper proposes a compact AES algorithm to achieve less slice consumption of FPGA. Proposed design is based on iterative round looping architecture. S-box is implemented using composite field arithmetic which requires less area than lookup table. We used same S-box for key expansion block. This design supports 128-bits key size. It uses 8-bit data path to decrease the parallelism of operations and therefore reduces the hardware utilization. Synthesis of our complete design is done using Xilinx ISE 14.5 and implemented on Spartan 3 FPGA using VHDL language. GUI is developed in visual basics 6.0. This GUI is used to send a plain text and key for encryption. Decrypted data is also displayed on the same. The results from the Place and Route report indicate that area occupied by this architecture is 680 slices. This design is very well suited for small embedded applications.

**KEYWORDS:** AES, LUT, Sbox, Composite field arithmetic, Galois field, GUI.

#### INTRODUCTION

AES is a FIPS approved cryptographic algorithm which maintains safety and is used to provide security to electronic data [1]. It is useful to transmit and receive data through insecure networks. In 2001 National Institute of Standard and Technology (NIST) replaced previous encryption standards like DES and triple DES with AES algorithm because of its efficiency, implementation and flexibility. As AES is widely adapted for various applications from high end computers to low power portable devices like RFID tags, Bluetooth, smart cards etc. No of hardware architectures to implement AES were proposed to meet different requirements. Two most important are high throughput design and low area design. First one is used to achieve highest operating frequency and second is used to minimize the size of design and lower the power consumption.

This paper focus on second requirement. A compact AES algorithm with combinational logic based S-box is implemented on Spartan 3 FPGA. Proposed design occupies 680 slices.

#### AES ALGORITHM

The Advanced Encryption Standard is a subcategory of much larger encryption algorithm known as Rijndael. The AES algorithm is a symmetric cipher in which a common secret key is used for both encryption and decryption. AES is a block cipher as

it operates on fixed-length group of bits. AES has a block size of 128 bits and a key size of 128, 192 and 256 bits which terns in 10, 12 and 14 rounds of operation respectively. After these rounds of operation, each bit of cipher text depends on each bit of plain text. Contrasting DES, the decryption algorithm differs from encryption in AES. Although same steps are used in encryption and decryption, the order in which these steps are applied are different. But for the last round all other rounds are identical and the last round doesn't have mix column operation. AES calculations are done in a Galois field of  $GF(2^8)$ .

The AES carry out four different transformations: Substitute-Bytes, ShiftRows, mixColumns and AddRoundKey. Similarly, the inversed versions of these conversions are used in decryption but the AddRoundKey operation (bit-wise xor) is same. By using a separate key schedule algorithm, different round keys are generated for each round of operation [5]. The block diagram of the AES algorithm is shown in Fig.1

#### A. SubBytes

SubByte transformation is a highly non-linear byte substitution where each byte in the state array is replaced with another from a lookup table called an

S-Box. This S-box is invertible, is constructed by composing two transformations:

1. Take the multiplicative inverse in the finite field GF(2<sup>8</sup>),
2. Apply the affine transformation (over GF(2)).




Figure 1 Encryption Process

**B. ShiftRows**

In ShiftRow transformation, the bytes in the last three rows of state are cyclically shifted over different numbers of bytes. In ShiftRows operation it is shifted left. There is no shift in the first row whereas the second, third and fourth rows are shifted by 1, 2 and 3 times respectively which is shown in fig3.




Figure 2 ShiftRow Example

**C. MixColumns**

The mixcolumn transformation operates on the state column by column considering each column as a four term polynomial over GF(2<sup>8</sup>). Each polynomial is multiplied by the fix polynomial c(x) modulo the polynomial k(x) as shown below [2].

$$c(x) = \{03\}x^3 + \{02\}x^2 + \{01\}x + \{01\} \quad (1)$$

$$k(x) = x^4 + 1 \quad (2)$$

For the 128 bit key, each column is multiplied by the known matrix) which is given by

$$C = \begin{bmatrix} 2 & 3 & 1 & 1 \\ 1 & 2 & 3 & 1 \\ 1 & 1 & 2 & 3 \\ 3 & 1 & 1 & 2 \end{bmatrix} \quad (3)$$

In this matrix, multiplication by one means remain unchanged, multiplication by two means shifting byte to the left and multiplication by three means shifting to the left and then EX-ORing the original value[5].

**D. AddRoundKey**

In addroundkey bitwise XOR operation is performed between the RoundKey and the output from Mixcolumn. The key is obtained from the Rijndael's Key Schedule.

**E. Key Expansion Logic**

The initial RoundKey will be the same as the first key in encryption where as in decryption it will be the last RoundKey. The RoundKey for all other rounds are generated from the Key Expansion routine.

Round keys are generated earlier and stored in memory or generated on the fly in the prior, the round keys can be read out from memory by using corresponding addresses for high speed applications. In the latter, the round keys are generated on the fly which requires space only for single roundkey[3].

**COMPACT SBOX IMPLEMENTATION**

This section illustrates the steps involved in constructing the multiplicative inverse module for the S-Box using Composite Field Arithmetic. The multiplicative inverse computation will first be covered and the affine transformation will then follow to complete the methodology involved for constructing the S-Box for the SubByte operation[4].

The individual bits in a byte representing GF(2<sup>8</sup>) element can be viewed as coefficients to each power term in GF(2<sup>8</sup>) polynomial. For instance, 100010112 is representing the polynomial q<sup>7</sup> + q<sup>3</sup> + q + 1 in GF(2<sup>8</sup>). The multiplicative inverse circuit in GF(2<sup>8</sup>) can be produced as shown in Figure 3.

The Substitute Byte computes the multiplicative inverse of the individual byte of the state matrix followed by affine transformation. The multiplicative inverse computation will be done by dividing the more complex GF(2<sup>8</sup>) to lower order fields of GF(2), GF(2<sup>2</sup>) and GF((2<sup>2</sup>)<sup>2</sup>).




Figure 3 Block diagram of S-box implementation

The figure 2 shows the propagation of the input data of into a composite field based S-Box. The input data will first undergo the multiplicative inversion. The values at which the high and low nibbles are transformed to are indicated by the 4 bit numbers outside of the logical blocks. The example can be worked by hand since the tables containing the results for GF (2<sup>4</sup>) multiplication and multiplicative inverses are provided. After the inverse isomorphic mapping operation of the multiplicative inversion module, the Affine Transformation is applied to the multiplicative inverse to yield the S-Box substituted value for the given input of 0xCB. Doing so yields an output of 0xF2 which agrees with the S-Box table provided in [1].

The legends for the blocks within the multiplicative inversion module from above are illustrated in the table 1 below.

Table 1: Legends for the blocks within the multiplicative inversion module

Symbol	Description
$\delta$	Isomorphic Mapping to Composite
$X^{-1}$	Multiplicative inversion in GF(2 <sup>4</sup> )
$X^2$	Squarer in GF(2 <sup>4</sup> )
$X$	Multiplication in GF(2 <sup>4</sup> )
$\delta^{-1}$	Inverse Isomorphic Mapping to

The multiplicative inverse computation will be done by decomposing the more complex GF(2<sup>8</sup>) to

lower order fields of GF(2<sup>1</sup>), GF(2<sup>2</sup>) and GF((2<sup>2</sup>)<sup>2</sup>) [3] In order to complete the above, the following irreducible polynomials are used.

$$\begin{aligned} \mathbf{GF}(2^2) \quad \mathbf{GF}(2) &\implies X^2+X+1 \\ \mathbf{GF}((2^2)^2) \quad \mathbf{GF}(2^2) &\implies X^2+X+\phi \\ \mathbf{GF}(((2^2)^2)^2) \quad \mathbf{GF}((2^2)^2) &\implies X^2+X+\lambda \end{aligned}$$

Where  $\phi = \{10\}_2$  and  $\lambda = \{1100\}_2$ .

In matrix form, the affine transformation element of the S-box can be expressed [4] as

$$\begin{bmatrix} b'_0 \\ b'_1 \\ b'_2 \\ b'_3 \\ b'_4 \\ b'_5 \\ b'_6 \\ b'_7 \end{bmatrix} = \begin{bmatrix} 1 & 0 & 0 & 0 & 1 & 1 & 1 & 1 \\ 1 & 1 & 0 & 0 & 0 & 1 & 1 & 1 \\ 1 & 1 & 1 & 0 & 0 & 0 & 1 & 1 \\ 1 & 1 & 1 & 1 & 0 & 0 & 0 & 1 \\ 1 & 1 & 1 & 1 & 1 & 0 & 0 & 0 \\ 0 & 1 & 1 & 1 & 1 & 1 & 0 & 0 \\ 0 & 0 & 1 & 1 & 1 & 1 & 1 & 0 \\ 0 & 0 & 0 & 1 & 1 & 1 & 1 & 1 \end{bmatrix} \begin{bmatrix} b_0 \\ b_1 \\ b_2 \\ b_3 \\ b_4 \\ b_5 \\ b_6 \\ b_7 \end{bmatrix} + \begin{bmatrix} 1 \\ 1 \\ 0 \\ 0 \\ 0 \\ 1 \\ 1 \\ 0 \end{bmatrix} \quad (4)$$

The sub operations involved in computing the multiplicative inverse is grouped to implement S-Box in such a way to reduce both area and critical path that results in reduced power consumption.

The input and output for Sbox block is 8 bit. Output of Sbox is 0xED for input value 0x53 which agrees with Sbox table. The area occupied by the Sbox is 41slices out of total 3,583 slices.

## RESULTS AND DISCUSSION

The synthesis is done using Xilinx ISE 14.5 by using VHDL language on a Xilinx Spartan-III X3CS400-5PQ208 FPGA. GUI is implemented using visual basic 6.0. This GUI is used to accept a text and cipherkey entered by user for encryption as shown in fig 6 . It show encrypted cipher text , all the keys generated and decrypted data in each round as shown in fig 7. It shows final decrypted data which is same to plaintext. Setting of Baud rate and COM port can be done in the software.

Resource utilization of AES Encryption core design is shown in Table 2, and resource utilization of AES Encryption core with Sbox using lookup table is shown in Table 3. Comparing the results it can be stated that the implemented design of AES Encryption core uses less area of the FPGA and is more efficient. The AES Encryption core with lookup table uses 1.5 times the number of slices used in this AES design.



Figure 4 Plain text and key entered by User




Figure 5 Cipher text , Keys and Decrypted Plain Text

Table 2 Device utilization-AES Encryption core.

Logic utilization	Used	Available	Utilization
No of slice flip-flops	680	7,168	9%
No of 4 input LUT	2,458	7,168	34%
No of occupied slices	1431	3,584	39%
No of bonded IOB's	4	141	2%

Table 3 Device utilization-AES Encryption core with Lookup Table

Logic utilization	Used	Available	Utilization
No of slice flip-flops	922	7,168	12%

No of 4 input LUT's	2,932	7,168	40%
No of occupied slices	1,729	3,584	48%
No of bonded IOB's	4	141	2%

**CONCLUSION**

In this paper a solution for compact AES encryption on FPGA is presented. The SBox is designed by using composite field arithmetic and resulting implementation fits with minimum number of slices. As compared to the typical ROM based lookup table, the presented implementation is capable of small area occupancy. This makes it suitable for security focused low resource applications.

**REFERENCES**

- [1] National Institute of Standards and Technology (NIST), Advanced Encryption Standard (AES) Federal Information Processing Standards Publication 197 (FIPS PUB 197), Nov. 2001
- [2] T. Manoj Sharma and R. Thilagavathy, "Performance Analysis of Advanced Encryption Standard for Low power and Area Applications" in Proc. IEEE on ICT, 2013, pp 967-972
- [3] P. Hamalainen, T. Alho, M. Hannikainen, and T.D. Hamalainen, "Design and Implementation of Low-Area and Low-Power AES Encryption Hardware Core", in Proc. DSD, 2006, pp. 577-583.
- [4] E.-N. Mui "Practical Implementation of Rijndael S-Box Using combinational logic", 2007. [online] Available: [http://www.xe ss.com/projects/Rijndael\\_SBox.pdf](http://www.xe ss.com/projects/Rijndael_SBox.pdf)
- [5] RajenderManteena, "A VHDL Implementation of the Advanced Encryption Standard-Rijndael Algorithm", College of Engineering University of South Florida, 2004.

T. Good and M. Benaissa, "AES on FPGA from the Fastest to the Smallest," Lecture Notes in Computer Science, vol. 3659, pp. 427-440, Sep. 2005.